Table of Contents Author Guidelines Submit a Manuscript
Table of Contents Alerts

To receive news and publication updates for VLSI Design, enter your email address in the box below.

VLSI Design
Volume 2009, Article ID 679853, 7 pages
http://dx.doi.org/10.1155/2009/679853
Research Article

Reduced Voltage Scaling in Clock Distribution Networks

Khader Mohammad, Ayman Dodin, Bao Liu, and Sos Agaian

Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX 78249, USA

Received 28 April 2009; Accepted 18 December 2009

Academic Editor: Xianlong Long Hong

Copyright © 2009 Khader Mohammad et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

How to Cite this Article

Khader Mohammad, Ayman Dodin, Bao Liu, and Sos Agaian, “Reduced Voltage Scaling in Clock Distribution Networks,” VLSI Design, vol. 2009, Article ID 679853, 7 pages, 2009. https://doi.org/10.1155/2009/679853.