VLSI Design

Research Article

Reduced Voltage Scaling in Clock Distribution Networks

Figure 3

Programmable reduced voltage swing circuit and waveforms.
679853.fig.003