VLSI Design

Research Article

Reduced Voltage Scaling in Clock Distribution Networks

Figure 5

Output and RVS simulation waveform results.
679853.fig.005