VLSI Design

Research Article

Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Figure 10

The 2-bit digit-serial arithmetic.
749272.fig.0010