Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

<table>Static power ratio for the arithmetic part in the bit-serial and the 2-bit digit-serial filters, respectively.</table>

VLSI Design

Figure 11: Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS 