Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Figure 3

Bit-serial versus bit-parallel power consumption for addition of 24-bit words.