Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Figure 9

The arithmetic in the bit-serial architecture.