Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Table 1

Transistor widths in the simulated circuitry.

W in nm	1-stacked	2-stacked	3-stacked
n-channel	280	560	840
p-channel	560	1120	1680