VLSI Design

VLSI Design / 2009 / Article / Fig 12

Research Article

Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management

Figure 12

Average last flits transfer latency.
941701.fig.013

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.