Review Article

Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 18

SSR profile with a lightly doped layer of thickness 𝑋 𝑗 where 𝑋 𝑗 is the extension depth [26].
178516.fig.0018