Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 3
/
Review Article
Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications
Figure 3
Scaling of CMOS technology versus gate dielectric thickness below 20 Å [
6
].