Review Article

Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 3

Scaling of CMOS technology versus gate dielectric thickness below 20 Å [6].
178516.fig.003