Review Article

Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 5

Tunneling currents for oxide thicknesses ranging from 3.6 to 1.0 nm versus gate voltage [8].
178516.fig.005