The Impact of Statistical Leakage Models on Design Yield Estimation

<table>Due to leakages, the RBL may falsely discharge causing false evaluate of node <svg height="14.3875" id="M164" style="vertical-align:-3.25793pt" version="1.1" viewbox="0 0 19.512501 14.3875" width="19.512501" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.3875)">
<g transform="translate(72,-60.49)">
<text transform="matrix(1,0,0,-1,-71.95,63.79)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑁</tspan>
</text>
<text transform="matrix(1,0,0,-1,-61.31,60.66)">
<tspan style="font-size: 8.75px; " x="0" y="0">0</tspan>
</text>
</g>
</g>
</svg>.</table>

VLSI Design

The Impact of Statistical Leakage Models on Design Yield Estimation

Figure 12