Research Article

A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies

Figure 8

Scatter plot of the constructed models.
475952.fig.008a
(a) Scatter plot of estimated and original values for the noise model with normalized test data
475952.fig.008b
(b) Scatter plot of estimated and original values for the power model with normalized test data
475952.fig.008c
(c) Scatter plot of estimated and original values for the impedance model with normalized test data