Shedding Physical Synthesis Area Bloat

Figure 5

Delay versus area for a buffer library in 65 nm node.