Research Article

Buffer Planning for IP Placement Using Sliced-LFF

Figure 13

Floorplan of M198 with buffers.
530851.fig.0013