Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints

Figure 9

Inverter chain—comparison between energy delay gain and EDG^MAX (analytical upper bound to EDG).

(a) EDG value of various inverter chains at delay increase rate of 10%

(b) EDG^MAX (analytical upper bound to EDG) of various inverter chains at delay increase rate of 10%