Research Article

A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design

Figure 16

Minimum number of switches needed for 14 benchmark circuits.
103473.fig.0016