Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Tab 3
/
Research Article
Verification of Mixed-Signal Systems with Affine Arithmetic Assertions
Table 3
Time and frequency domain formulas (TBF and FBF).
TBF
FBF
- affine signal,
,
N
,
β
-affine signal,
DV
, affine signal,
, DV