Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 11
/
Research Article
Meta-Algorithms for Scheduling a Chain of Coarse-Grained Tasks on an Array of Reconfigurable FPGAs
Figure 11
Both scenarios include execution time. (a) assumes sequential reconfiguration and (b) assumes parallel reconfiguration.
(a)
(b)