Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 7
/
Research Article
Meta-Algorithms for Scheduling a Chain of Coarse-Grained Tasks on an Array of Reconfigurable FPGAs
Figure 7
(a) task chain with one cycle and one bidirectional edge. (b) Cost M assigned to each bidirectional or cycle edge.
(a)
(b)