FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders

<table>The carry tree of an 8-bit Kogge-Stone adder illustrating the mutually exclusive even and odd carry signals.</table>

VLSI Design

Figure 8: FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders 