Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor

Figure 4

The function units are activated by each positive clock edge simultaneously.