VLSI Design

Research Article

Faster and Energy-Efficient Signed Multipliers

Figure 3

Reduction of the partial products of part0 based on the HPM reduction approach.
495354.fig.003