VLSI Design

Research Article

Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic

Figure 1

(a) QSERL eight-stage inverter chain, (b) transient response.
726324.fig.001a
(a)
726324.fig.001b
(b)