A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

<table>Generic scheme of carry-select addition.</table>

VLSI Design

Figure 2: A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures 