A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures

Figure 4

Generic structure and timing diagram of the prediction logic for a single-cycle and a two-cycle operation.