913018.fig.001
Figure 1: Single cycle LDPC decoding with variable node processor (with input messages) in partial detail.