Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Fig 15
/
Research Article
Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool
Figure 15
Structure of ECG block for power noise removal; (a) block diagram; (b) filter block expanded.
(a)
(b)