Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool

<table>4th-order elliptic filter after clock period minimization retiming; (a) DFG after retiming; (b) clock period and register count before and after retiming.</table>

VLSI Design

fig2

Figure 2

Figure 2: Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool 