Research Article

Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool

Figure 3

(a) Graph before register sharing. (b) Graph after register sharing.
280701.fig.003a
(a)
280701.fig.003b
(b)