Performance Analysis of Modified Drain Gating Techniques for Low Power and High Speed Arithmetic Circuits

Figure 2

(a) HS-drain gating, (b) HS-power gating, (c) HS-DHPF, and (d) HS-DFPH.

(a)

(b)

(c)

(d)