Performance Analysis of Modified Drain Gating Techniques for Low Power and High Speed Arithmetic Circuits

Figure 3

1-bit CMOS full adder.