Performance Analysis of Modified Drain Gating Techniques for Low Power and High Speed Arithmetic Circuits

Figure 5

Temperature versus the propagation delay for the existing and the proposed techniques.