Investigation of a Superscalar Operand Stack Using FO4 and ASIC Wire-Delay Metrics

Figure 11

External and internal signals relationships for 5m1 RC extracted simulation. CADENCE timing data plot (redrawn for clarity).