Investigation of a Superscalar Operand Stack Using FO4 and ASIC Wire-Delay Metrics

Figure 14

Hot-zone row configuration, and interconnect bus detail. Four outputs at the bottom are used to drive the four bus lanes of the next cell (equivalent to those at the top of this cell).