Investigation of a Superscalar Operand Stack Using FO4 and ASIC Wire-Delay Metrics

Figure 5

Combinational logic gate schemes. (a) CEN-two-input combinational Mux, (b) CEI-inverting equivalent.

(a)

(b)