Gate-Level Circuit Reliability Analysis: A Survey

Figure 3

The example circuit schematic (a portion of C17 benchmark circuit).