Design of Smart Power-Saving Architecture for Network on Chip

Figure 12

VCs power with clock diagram.

(a) No clock-gating

(b) Clock-gating

(c) SPS