VLSI Design

Research Article

Design of Smart Power-Saving Architecture for Network on Chip

Figure 17

Verification module data flow graphs.
531653.fig.0017