VLSI Design

Research Article

High-Efficient Circuits for Ternary Addition

Figure 13

MOSFET implementation of the proposed ternary half adder.
534587.fig.0013a
(a)
534587.fig.0013b
(b)