VLSI Design

Research Article

High-Efficient Circuits for Ternary Addition

Figure 2

The proposed ternary half adder (#Tube = 3), (a) Sum generator subcircuit, (b) Carry generator subcircuit.
534587.fig.002a
(a)
534587.fig.002b
(b)