Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Fig 3
/
Research Article
High-Efficient Circuits for Ternary Addition
Figure 3
Strategies of building a ternary full adder block, (a) the block diagram of TFA presented by Keshavarzian and Sarikhani [
19
], (b) the block diagram of TFA presented by Ebrahimi et al. [
18
], and (c) the block diagram of the proposed TFA.
(a)
(b)
(c)