Table of Contents
VLSI Design
Volume 2014, Article ID 651943, 24 pages
http://dx.doi.org/10.1155/2014/651943
Research Article

A Self-Reconfigurable Platform for the Implementation of 2D Filterbanks with Real and Complex-Valued Inputs, Outputs, and Filter Coefficients

Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131, USA

Received 18 October 2013; Revised 18 March 2014; Accepted 19 March 2014; Published 4 May 2014

Academic Editor: Wieslaw Kuzmicz

Copyright © 2014 Daniel Llamocca and Marios Pattichis. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Becker, M. Hübner, G. Hettich, R. Constapel, J. Eisenmann, and J. Luka, “Dynamic and partial FPGA exploitation,” Proceedings of the IEEE, vol. 95, no. 2, pp. 438–452, 2007. View at Publisher · View at Google Scholar · View at Scopus
  2. A. Bovik, The Essential Guide to Image Processing, Elsevier/Academic Press, 2nd edition, 2009.
  3. A. Bovik, The Essential Guide to Video Processing, Elsevier/Academic Press, 2nd edition, 2009.
  4. D. Llamocca, M. Pattichis, and G. A. Vera, “Partial reconfigurable FIR filtering system using distributed arithmetic,” International Journal of Reconfigurable Computing, vol. 2010, Article ID 357978, 14 pages, 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. D. Llamocca and M. Pattichis, “Real-time dynamically reconfigurable 2-D filterbanks,” in Proceedings of the IEEE Southwest Symposium on Image Analysis and Interpretation (SSIAI '10), pp. 181–184, Austin, Tex, USA, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. D. Llamocca, C. Carranza, and M. Pattichis, “Separable FIR filtering in FPGA and GPU implementations: energy, performance, and accuracy considerations,” in Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL '11), pp. 363–368, Chania, Greece, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. D. Llamocca, C. Carranza, and M. Pattichis, “Dynamic multiobjective optimization management of the Energy-Performance-Accuracy space for Separable 2-D complex filters,” in Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL' 2012), pp. 579–582, Oslo, Norway, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  8. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, “Run-time partial reconfiguration speed investigation and architectural design space exploration,” in Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL '09), pp. 498–502, Prague, Czech Republic, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. J. Huang and J. Lee, “A self-reconfigurable platform for scalable dct computation using compressed partial bitstreams and blockram prefetching,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 19, no. 11, pp. 1623–1632, 2009. View at Publisher · View at Google Scholar · View at Scopus
  10. M. S. Pattichis and J. C. Hoffman, “A high-speed dynamic partial reconfiguration controller using direct memory access through a multiport memory controller and overclocking with active feedback,” International Journal of Reconfigurable Computing, vol. 2011, Article ID 439072, 10 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  11. A. Sudarsanam, R. Barnes, J. Carver, R. Kallam, and A. Dasu, “Dynamically reconfigurable systolic array accelerators: a case study with extended Kalman filter and discrete wavelet transform algorithms,” IET Computers and Digital Techniques, vol. 4, no. 2, Article ID ICDTA6000004000002000126000001, pp. 126–142, 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. M. Fons, F. Fons, and E. Cantó, “Fingerprint image processing acceleration through run-time reconfigurable hardware,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 12, pp. 991–995, 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. A. Ahmad and A. Amira, “Efficient reconfigurable architectures for 3D medical image compression,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '09), pp. 472–474, Sydney, Australia, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  14. D. Llamocca and M. Pattichis, “A dynamically reconfigurable pixel processor based on power/energy-performance-accuracy optimization,” IEEE Transactions on Circuits and Systems For Video Technology, vol. 23, no. 3, pp. 488–502, 2013. View at Google Scholar
  15. H. Neoh and A. Hazanchuk, “Adaptive edge detection for real-time video processing using FPGAs,” in Proceedings of the Global Signal Processing Expo and Conference (GSP '04), 2004.
  16. C. Bouganis, S. Park, G. Constantinides, and P. Cheung, “Synthesis and optimization of 2D filter designs for heterogeneous FPGAs,” ACM Transactions on Reconfigurable Technology Systems, vol. 1, no. 4, 2009. View at Google Scholar
  17. P. Longa, A. Miri, and M. Bolic, “A flexible design of filterbank architectures for discrete wavelet transforms,” in Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '07), pp. III1441–III1444, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. N. VoB and B. Mertsching, “Design and Implementation of an accelerated gabor filter bank using parallel hadware,” in Proceedings of the International Conference on Field Programmable Logic and Applications, 2001.
  19. Y. C. P. Cho, S. Bae, Y. Jin, K. M. Irick, and V. Narayanan, “Exploring Gabor filter implementations for visual cortex modeling on FPGA,” in Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL '11), pp. 311–316, Chania, Greece, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  20. S. Hong, J. Lee, A. Athalye, P. M. Djurić, and W.-D. Cho, “Design methodology for domain specific parameterizable particle filter realizations,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 9, pp. 1987–2000, 2007. View at Publisher · View at Google Scholar · View at Scopus
  21. D. Llamocca, Dynamically Reconfigurable Management of Energy, Performance, and Accuracy applied to Digital Signal, Image, and Video Processing Applications [Ph.D. thesis], University of New Mexico, Albuquerque, New Mexico, 2012.
  22. S. U. Bhandari, S. Subbaraman, S. S. Pujari, and R. Mahajan, “Real time video processing on FPGA using on the fly partial reconfiguration,” in Proceedings of the International Conference on Signal Processing Systems (ICSPS '09), pp. 244–247, Singapore, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  23. T. Raikovich and B. Fehér, “Application of partial reconfiguration of FPGAs in image processing,” in Proceedings of the 6th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME '10), deu, Berlin, Germany. View at Scopus
  24. Y. Hori, A. Satoh, H. Sakane, and K. Toda, “Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 23–28, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  25. J. A. Clemente, J. Resano, C. González, and D. Mozos, “A Hardware implementation of a run-time scheduler for reconfigurable systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 7, pp. 1263–1276, 2011. View at Publisher · View at Google Scholar · View at Scopus
  26. Xilinx, Virtex-6 Family Overview (DS150), Xilinx, San Jose, Calif, USA, 2010.
  27. Xilinx, Power Methodology Guide (UG786), vol. 13. 1, Xilinx, San Jose, Calif, USA, 2011.
  28. V. Murray, P. Rodríguez, and M. S. Pattichis, “Multiscale AM-FM demodulation and image reconstruction methods with improved accuracy,” IEEE Transactions on Image Processing, vol. 19, no. 5, pp. 1138–1152, 2010. View at Publisher · View at Google Scholar · View at Scopus
  29. A. C. Bovik, M. Clark, and W. S. Geisler, “Multichannel texture analysis using localized spatial filters,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 12, no. 1, pp. 55–73, 1990. View at Publisher · View at Google Scholar · View at Scopus