Radix-2α/4β Building Blocks for Efficient VLSI’s Higher Radices Butterflies Implementation
Figure 22
Comparison between the different butterflies’ structures in terms of full adder needed to compute the 8 parallel pipelined FFTs of size (multiplier on 16 bits and adder on 32 bits).
