On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding

Figure 14

% of capacitance reduction for using serialized-widened bus with respect to conventional bus for a serialization factor of 2 for different technologies.