On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding
Figure 15
(a) % of power savings using different technologies for a 64-bit data bus experimenting on application set 1 in 8 processing cores, (b) absolute power consumption of the same set (8 core set 1) for different technologies (power consumption values are normalized to 70 nm technology).
