On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding

Figure 5

Structure of 2 sets of value cache combined with serialization.