On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding

Figure 8

% of capacitance reduction using serialized-widened data bus for different serialization factors in 45 nm technology.