On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding

<table>% of power savings for using different encoding techniques for 64-bit wide data bus for different number processing cores with several benchmark combinations.</table>

VLSI Design

fig9

Figure 9

Figure 9: On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding 